

AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions and listings of claims in the application:

LISTING OF THE CLAIMS:

Claims 1-11 (cancelled)

1        12. (Original) A semiconductor device comprising:  
2        a plurality of word lines, a plurality of data lines,  
3        and a plurality of DRAM memory cells;  
4        a plurality of sense amplifiers coupled to said  
5        plurality of data lines and each receiving operating  
6        voltage from first and second nodes;  
7        a first line connected to said first nodes;  
8        a second line connected to said second nodes;  
9        first drive means coupled to said first line;  
10       second drive means coupled to said second line;  
11       wherein each of said plurality of sense amplifiers  
12       includes a NMISFET pair arranged in a cross-coupled form  
13       and a PMISFET pair arranged in a cross-coupled form,  
14       wherein said first drive means sets said first line to  
15       have a first potential, a second potential, a third  
16       potential between a row active command and a precharge  
17       command,

18            wherein said second drive means sets said second line  
19    to have a fourth potential, a fifth potential, a sixth  
20    potential between said row active command and said  
21    precharge command,

22            wherein after said row active command is issued, said  
23    first drive means drives said first line to said first  
24    potential and then to said second potential, and before  
25    said precharge command is issued, said first means drive  
26    drives said first line from said second potential to said  
27    third potential,

28            wherein said second potential is lower than said first  
29    potential, and is higher than said third potential,

30            wherein after said row active command is issued, said  
31    second drive means drives said second line to said fourth  
32    potential and then to said fifth potential, and before said  
33    precharge command is issued, said second drive means drives  
34    said second line from said fifth potential to said sixth  
35    potential, and

36            wherein said fifth potential is higher than said  
37    fourth potential, and is lower than said sixth potential.

1           13. (Original) The semiconductor device according to  
2 claim 12,

3           wherein said first drive means drives said first line  
4 to said first potential in response to a first signal, and  
5 drives said first line from said second potential to said  
6 third potential in response to a second signal.

1           14. (Original) The semiconductor device according to  
2 claim 13,

3           wherein said second drive means drives said second  
4 line to said fourth potential in response to a third  
5 signal, and drives said second line from said fifth  
6 potential to said sixth potential in response to a fourth  
7 signal.

1           15. (Original) The semiconductor device according to  
2 claim 14,

3           wherein said first line is coupled to said PMISFET  
4 pairs, and

5           wherein said second line is coupled to said NMISFET  
6 pairs.

1           16. (Original) The semiconductor device according to  
2 claim 14,

3           wherein a voltage level of said third signal is the  
4 same as a voltage level of a word line when selected.

1           17. (Original) The semiconductor device according to  
2 claim 15,

3           wherein said first drive means includes a first  
4 PMISFET having its source/drain path between said first  
5 line and the second potential,

6           wherein said second drive means includes a first  
7 NMISFET having its source/drain path between said second  
8 line and the fifth potential,

9           wherein a gate of said first PMISFET receives said  
10 second signal, and

11          wherein a gate of said first NMISFET receives said  
12 fourth signal.